Developing a Reusable IP platform within a System-on-Chip Design Framework targeted towards an Academic R&D Environment
Brendan Mullane ¹   Ciaran MacNamee ²   (2006)
IPSOC 2006 Conference, Grenoble, France.
Download Document     

FPGA Prototyping of a Scan Based System-on-Chip Design
Brendan Mullane ¹   M. Higgins, C. MacNamee, C.-H. Chiang, T. J. Chakraborty, and T. B. Cook   (2007)
ReCoSoC, Montpellier, France

IEEE 1500 Core Wrapper Techniques and Implementation
Brendan Mullane ¹   M. Higgins, and C. MacNamee ²   (2008)
International Test Conference 2008, Santa Clara, CA, USA

An Optimal IEEE 1500 Core Wrapper Design for Improved Test Access and Reduced Test Time
Brendan Mullane ¹   M. Higgins, and C. MacNamee ²   (2008)
16th IET Irish Signals and Systems Conference, UCG Galway, Ireland

Debugging Techniques for Realtime Embedded Systems
Ciaran MacNamee ¹   D. Heffernan ²   (2001)
Elektron Journal, Sth. African IEE, Vol.18, No.3.

Emerging On Chip Debugging Techniques for Real-Time Embedded Systems
Ciaran MacNamee ¹   D. Heffernan ²   (2000)
IEE Computing & Control Engineering Journal. Vol. 11, Issue 6

A Deeply Embedded Approach to On-chip Debugging Schemes for Real-Time Microcontrollers
Ciaran MacNamee ¹   D. Heffernan ²   (2001)
Proceedings of Irish Signals and Systems Conference, Maynooth. Ireland

Implementation Approaches for Requirements-based monitors for embedded systems
Ciaran MacNamee ¹   D. Heffernan ²   (2004)
Proceedings of the IEEE IC Test Workshop 2004 (ICTW 2004), University of Limerick, Ireland

An IEEE P1687 Instrument for the Concurrent Testing of IEEE 1500 Wrapped Cores," presented at 13th IEEE European Test Symposium, Lago Maggiore, Milan, Italy
Michael Higgins ¹   C. MacNamee, and B. Mullane ²   (2008)
13th IEEE European Test Symposium, Lago Maggiore, Milan, Italy

Optimisation of IEEE 1500 Wrappers and User Defined TAMs
Michael Higgins ¹   C. MacNamee, and B. Mullane ²   (2007)
NATWS2007, Boston, USA

A Novel System on Chip (SoC) Test Solution
Michael Higgins ¹   C. MacNamee, and B. Mullane ²   (2008)
IEEE Computer Society Annual Symposium on VLSI, Montpellier, France

SoCECT: System on Chip Embedded Core Test
Michael Higgins ¹   C. MacNamee, and B. Mullane   (2008)
11th IEEE Workshop on the Design & Diagnostics of Electronic Systems, Bratislava, Slovakia of Electronic Systems, Bratislava, Slovakia

IEEE 1500 Wrapper Control using an IEEE 1149.1. Test Access Port
Michael Higgins ¹   C. MacNamee and B. Mullane ²   (2008)
16th IET Irish Signals and Systems Conference, UCG Galway, Ireland

A High-speed Subranging System with Background Equalisation of the Sampling Instants
Nagle, P. and Burton, D P. ¹   (2001)
ISCAS-2001, IEEE International Symposium on Circuits and Systems. May 6-9, Sydney, Australia.

A High-speed Subranging System with Background Equalisation of the Sampling Instants
Nagle, P. and Burton, D P. ¹   (2001)
ISCAS-2001, IEEE International Symposium on Circuits and Systems. May 6-9, Sydney, Australia.

A Wideband, Linear Amplitude Modulator for Polar Transmitters Based on the Concept of Interleaving Delta Modulation
Nagle, P., Burton, D P., Heaney, E, and F, McGrath ¹   (2002)
IEEE J. Solid State Circuits. Vol. 37, No.12. December , 2002. pp. 1748-1756.

A Wideband Linear Amplitude Modulator for polar Transmitters based on the Concept of Interleaving delta modulation
Nagle, P., Burton, D P., Heaney, E, and F, McGrath. ¹   (2002)
IEEE International Solid State Circuits Conference. Vol. Paper 17.6. February 2002, San Francisco

Transponder IC for Inductively Powered Sensors
P. Fogarty and J. Tuthill ¹   (2005)
IEE Irish Signals and Systems Conference

Broadband Sigma-Delta Architectures.
Quilligan, G., Lyden, C., Cotter, M, and D, Burton ¹   (2000)
ESSCIRC, 2000 European Solid State Circuits Conference. September 19th - 22nd, Stockholm

A CMOS Up-conversion Receiver Front End for Cable and Terrestrial DTV Applications
Retz, G. and Burton, P. ¹   (2003)
IEEE International Solid State Circuits Conference, San Francisco. Vol. Paper 25.2. February 2003.